Abstract-Pixel level snakes (PLS) are a cellular active contour technique inspired on the energy-based deformable models. They are based on a pixel-level discretization of the contours and a massively parallel computation on every contour cell which lead to a high speed processing without penalizing the efficiency of the contour location. PLS can be fully implemented in current focal plane processor arrays which make them a real alternative to classical deformable contour approaches.
I. INTRODUCTION
T He so-called pixel-level snakes (PLS) are a deformable contour technique originally intended to resolve the high computational cost inherent to the classical active contour strategies [1] . They represent a topographic and iterative active contour technique where the contours evolve guided by local information. The inputs consist of a binary image containing the active contours and a multibit image containing information from the image under processing, along with some parameters which configure the control of the contour evolution. The implementation consists of an iterative algorithm which operates along the four cardinal directions performing the contour evolution as a pixel-by-pixel shift (activation and deactivation of pixels of the binary contour image).
PLS have been implemented on hardware architectures with capabilities of SIMD processing, like the CNNUM based chip ACE4K (under the ACE-BOX computing infrastructure [2] ) as well as the focal plane processor array SCAMP-3 [3] , and they have been tested in some practical applications, including segmentation and tracking of biological structures, moving object segmentation and even for solving the shortest path problem in binary labyrinths [1] , [2] , [4] . Here we will test PLS in some of these applications. Particularly we will show the segmentation and tracking of different objects (Fig. 1) as well as the estimation of the shortest path between to points in planar binary labyrithns (Fig. 2) . To this end we will use both a PC-based simulation and an on-chip implementation (in the SCAMP-3 vision chip) of PLS.
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